IBM just squeezed 100 billion transistors into a chip smaller than anyone thought possible just years ago | Tech Radar

Overview

News, deals, reviews, guides and more on the newest computing gadgets

Start exploring exclusive deals, expert advice and more

Details

Unlock and manage exclusive Techradar member rewards.

Unlock instant access to exclusive member features.

Get full access to premium articles, exclusive features and a growing list of member rewards.

IBM unveils new record-breaking chip with 100 billion transistors in less than 1 nanometer footprint — new Nano Stack design is like "a 100-storey skyscraper" packed with highly efficient processing power

Tiny IBM chip packs more transistors than entire data centres

When you purchase through links on our site, we may earn an affiliate commission. Here’s how it works.

IBM pushes transistor density below the long-feared one-nanometer barrier

Nano Stack abandons flat chip layouts in favour of vertical transistor stacking

The prototype delivered 50% more performance during IBM laboratory testing phases

IBM has unveiled what it describes as the world's first sub-1 nm chip technology, carrying nearly 100 billion transistors on a fingernail-sized surface.

The breakthrough revolves around a new 3D Nano Stack architecture that moves transistor scaling into the 0.7 nm or 7 angstrom era.

For context, today's most advanced commercial chips typically sit around the 2nm mark, making this a substantial leap in density.

The semiconductor industry has spent decades squeezing more transistors onto increasingly smaller pieces of silicon to improve computing performance.

That process has become progressively harder as transistor dimensions approach the scale of only a few atoms across modern processors.

Silicon-based qubits have a clear advantage in race to million-qubit quantum computer

This device increases computer chip processing speed by 1000 times — without generating extra heat

Why IMEC’s new 6G chip breakthrough is exactly what Nvidia’s Jensen Huang is looking for right now

IBM's approach avoids further horizontal compression by stacking transistor layers vertically through a three-dimensional nanosheet architecture instead.

The design packs nearly twice the transistor density of IBM's 2 nm chip technology introduced back in 2021.

According to the company, the architecture also delivers approximately 40% greater SRAM scaling to support increasingly demanding AI workloads.

This vertical method allows engineers to separate n-type and p-type transistors into distinct layers, which, according to IBM, permits independent optimization of materials for each.

, compared it with building a big block of flats rather than houses in a city.

Huawei unveils new chip architecture, which it hopes can help it cut the gap on Nvidia and TSMC

Chinese scientists aim to save Moore’s Law by mass-growing 2D materials that 'outclass silicon'

Key partner to Nvidia, ASML and TSMC brings next-gen RAM and NAND replacements even closer

"IBM's Nano Stack is like proposing a 100-storey skyscraper," said Professor Alan Woodward, a computer scientist at Surrey University.

Using this analogy, IBM’s closest competitors, like Intel and Samsung, are somewhere around a 30 to 50-storey building, a far cry from IBM.

In testing, the company reported a 50% performance improvement and 70% greater energy efficiency compared with its existing 2nm chips, alongside a 40% gain in on-chip memory scaling.

Despite the quoted performance improvements, the technology remains years from commercial use, with IBM estimating production could begin within five years at the earliest.

"With our new Nano Stack architecture, we're not just making smaller transistors, we're reinventing how chips are built to deliver dramatically more power and energy efficiency," said Jay Gambetta, Director of IBM Research and IBM Fellow.

Vertical stacking introduces complications mostly around heat dissipation, since transistors generate heat that becomes harder to manage when layered closely together.

This same tight spacing also raises the stakes for wafer alignment, since layers must be bonded with extreme precision to avoid malfunction.

Researchers acknowledge that when gaps between layers grow too thin, transistors can fail to switch off correctly, undermining the very density gains Nano Stack is meant to deliver.

These engineering trade-offs are symptoms of a deeper problem facing the entire chip industry.

For decades, manufacturers have relied on Moore's Law, the pattern of transistor counts doubling roughly every two years.

But that pace has grown harder to sustain as designs approach the physical limits of individual atoms.

Whether Nano Stack genuinely extends that trajectory by another decade, as IBM projects, depends on whether these unresolved manufacturing challenges can be solved at scale.

It is partly for this reason that IBM has drawn in partners including ASML, Lam Research, and Tokyo Electron, signalling an industry-wide effort behind this push toward angstrom-level scaling.

Even so, similar bold claims accompanied IBM's 2nm chip unveiling in 2021, but turning lab success into mass production historically takes longer than initial announcements.

Follow Tech Radar on Google News and add us as a preferred source to get our expert news, reviews, and opinion in your feeds. Make sure to click the Follow button!

And of course you can also follow Tech Radar on Tik Tok for news, reviews, unboxings in video form, and get regular updates from us on Whats App too.

Efosa has been writing about technology for over 7 years, initially driven by curiosity but now fueled by a strong passion for the field. He holds both a Master's and a Ph D in sciences, which provided him with a solid foundation in analytical thinking.

You must confirm your public display name before commenting

1 Apple may have a plan to 'ease frustration over price hikes and longer delivery times' with its Macs — but I wouldn't count on it working

2 How to watch Netherlands vs Morocco: Free Streams, TV Channels & Kick-Off time for FIFA World Cup 2026 in a crunch last-32 encounter

3 Quote of the day by Microsoft co-founder Bill Gates: 'If a robot comes in to do the same thing, you’d think that we’d tax the robot' — devising policy ideas to counter automation risks

4'Near zero-cost memory expansion through recycling': Meta will reuse terabytes worth of DDR4 memory using CXL tech and avoid paying the RAM tax

5I went inside FIFA's super-secret Technology Command Center for the World Cup — but sadly I can't really tell you too much about what I saw

Tech Radar is part of Future US Inc, an international media group and leading digital publisher. Visit our corporate site.

Key Takeaways

News, deals, reviews, guides and more on the newest computing gadgets
Start exploring exclusive deals, expert advice and more
Unlock and manage exclusive Techradar member rewards
Unlock instant access to exclusive member features
Get full access to premium articles, exclusive features and a growing list of member rewards